I. INTRODUCTION
InAlGaN/GaN high electron mobility transistors (HEMTs) have attracted much attention owing to the combination of AlGaN and InAlN to form a quaternary barrier layer (InAlGaN), which provides a narrower immiscibility gap. High electron mobility and high two-dimension electron gas (2DEG) density in the channel were obtained due to much stronger spontaneous polarization and ultrathin barrier layer [1] - [3] . Therefore, lattice-matched InAlGaN barrier HEMTs have been extensively studied as alternatives to the conventional AlGaN/GaN HEMTs for RF and millimeter-wave power applications [4] - [6] .
Despite the excellent properties, excessive gate leakage current remains a challenge for the development of InAlGaN/GaN HEMTs due to the strong polarizationinduced electric field in the InAlGaN barrier [7] - [9] . The high gate leakage degrades the output power efficiency and the breakdown voltage of the devices. In addition, the current collapse increases the dynamic ON-resistance (R ON ), which leads to the potential instability of the devices. Thus, the high quality gate dielectric and effective surface passivation become important issues for GaN power devices.
Silicon nitride films deposited by plasma enhanced chemical vapor deposition (PECVD) [10] , plasma enhanced atomic layer deposition (PEALD) [11] or in-situ grown by metalorganic chemical vapor deposition (MOCVD) [12] have been widely used as the gate dielectrics for the GaN MISHEMTs. Recently, several studies report that the high quality SiN x film grown by low pressure chemical vapor deposition (LPCVD) at high deposition temperature (>600 • C) is free of plasma-induced damages and can be used as gate dielectric and passivation layer for GaN HEMT devices since the LPCVD-SiN x film has high thermal stability and excellent electric strength [13] - [17] .
In this study, we use LPCVD-SiN x film as gate dielectric and passivation layer prior-to-ohmic process for the InAlGaN/GaN MIS-HEMTs fabrication. The performances of these devices are compared to the performances of the InAlGaN/GaN MIS-HEMT devices with PECVD-SiN x passivation films.
II. DEVICE FABRICATION
The quaternary InAlGaN/GaN heterostructure was grown by MOCVD on a sapphire substrate. Trimethylindium (TMIn), trimethylaluminum (TMAl), trimethylgallium (TMGa), and ammonia (NH 3 ) were used as the precursors for In, Al, Ga, and N, respectively. The epitaxial structure consisted of a 4-nm InAlGaN barrier layer, a 1-nm AlN spacer, a 2.5-µm Fe-doped GaN buffer layer, and a 120-nm AlN nucleation layer. Hall measurements at room temperature revealed a 2DEG sheet charge density of 1.7 × 10 13 cm −2 and an electron mobility of 1600 cm 2 /V·s, resulting in a sheet resistance of 210 /square. LPCVD-SiN x layer was deposited on the wafer first before the ohmic and gate metal depositions for the MIS-HEMT fabrication. Prior to the device fabrication, the epitaxial wafer was cleaned by a standard RCA treatment and subsequently loaded into the LPCVD chamber. A 20-nm LPCVD-SiN x film was deposited as the gate dielectric and passivation layer at the temperature of 780 • C and the pressure of 180 mTorr with a dichlorosilane (SiH 2 Cl 2 ) flow of 67 sccm and an ammonia (NH 3 ) flow of 200 sccm, yielding a deposition rate of 4 nm/min. After ICP dry etching of the LPCVD-SiN x film in the source and drain contact regions, Ti/Al/Ni/Au (20/120/25/100 nm) ohmic contact was formed by the electron beam evaporation and lift-off process, followed by rapid thermal annealing (RTA) at 850 • C for 30 s in N 2 ambient. The contact resistance was 0.45 ·mm as extracted by the transfer length method (TLM). Planar device isolation was achieved by multi-energy nitrogen ion implantation. The gate electrode was formed by depositing Ni/Au (50/300 nm) and lift-off process. The InAlGaN/GaN MIS-HEMTs with 20-nm PECVD-SiN x gate dielectric were also fabricated on the same epitaxial wafer for performance comparison. The PECVD-SiN x was deposited at the temperature of 300 • C after ohmic contact formation. A dilute HF (1:10) wet cleaning and an in-situ N 2 plasma pretreatment were performed before the PECVD-SiN x gate dielectric deposition [10] , [18] . Fig. 1(a) shows the cross-sectional view of the fabricated InAlGaN/GaN MIS-HEMT. The gate-to-drain spacing L GD , gate-to-source spacing L GS , gate length L G , and gate width W G were 15 µm, 3 µm, 2 µm, and 25 µm, respectively.
III. RESULT AND DISCUSSION
The surface morphology of the quaternary InAlGaN/GaN heterostructure was characterized by atomic force microscopy (AFM) over a 5 × 5 µm 2 scan region, as shown in Fig. 1(b) . The atomic steps were observed on the InAlGaN surface [5] and the root-mean-square (RMS) roughness was 0.35 nm with no surface pits, indicating high quality of InAlGaN barrier layer.
The influences of PECVD-SiN x passivation and LPCVDSiN x passivation on the sheet resistance (R SH ) and mobility (μ) of InAlGaN/GaN structure were investigated. Table 1 lists the characteristics of InAlGaN/GaN structure after different surface passivation. For the InAlGaN/GaN structure with LPCVD-SiN x passivation, both the R SH and μ were improved, proving the benefits of LPCVD-SiN x passivation for InAlGaN/GaN structure. HEMTs. Especially, LPCVD-SiN x MIS-HEMTs showed more reduction in the gate leakage current at both reverse (I G ∼ 2 × 10 −6 mA/mm at V GS = −30 V) and forward (I G ∼ 8.7 × 10 −7 mA/mm at V GS = 10 V) bias regions, which is mainly due to the larger barrier height. Besides, the forward gate breakdown voltage of LPCVD-SiN x MISHEMTs was 23.5 V, indicating that LPCVD-SiN x has better quality and higher electric field strength compared to the PECVD-SiN x [19] . 
where R ON is extracted at a current level of 200 mA/mm when V GS = 2 V from the output curves, W G is gate width, and L SD is source-drain spacing. The transfer length for each ohmic contact is 1.5 µm for calculating the device effective active area. This performance is much better than the MIS-HEMTs with PECVD-SiN x gate dielectric (I DS,max = 760 mA/mm and R ON,sp = 1.46 m ·cm 2 ). Fig. 4 shows the transfer characteristics of the fabricated devices in the semilog scale with V DS of 10 V, where the gate voltage was up-sweep from −18 V to 2 V and downsweep from 2 V to −18 V. The LPCVD-SiN x devices exhibit very small threshold hysteresis ( V TH ) of ∼70 mV, low subthreshold slope (SS) of ∼65 mV/dec and high I ON /I OFF ratio in the order of ∼10 9 , suggesting that LPCVD-SiN x /InAlGaN has better interface quality and lower leakage due to the LPCVD-SiN x gate dielectric. These performances are also much better than the reported AlGaN/GaN and InAlN/GaN device data. Further improvement could be achieved by using in-situ pre-deposition plasma nitridation process for the LPCVD-SiN x deposition [17] .
To investigate the PECVD-SiN x /InAlGaN and LPCVDSiN x /InAlGaN interface quality, capacitance-voltage (C-V) measurements were performed on the MIS diode with different frequencies varying from 1 kHz to 1 MHz at room temperature, as shown in Fig. 5 (a) and (b) . In Fig. 5 (b) , a smaller frequency dispersion and a steeper C-V curve for LPCVD-SiN x /InAlGaN/GaN MIS diode can be observed, indicating the gate dielectric/barrier layer interface has low interface trap density.
The dynamic R ON is generally used to examine the trapping effects caused by the surface and interface states in the GaN device structure. Therefore, the dynamic R ON can be used to investigate the effectiveness of the passivation. The measurement setup is similar to the previous report [20] . The Agilent B1505A power device analyzer system was used to investigate the dynamic switching characteristics of the InAlGaN/GaN MIS-HEMT devices with high drain voltage. First, the device was turned off with 3s hold time at stress voltage (V stress ), while the gate bias was set at V GS = −18 V. Then, the device was turned ON at V GS = 1 V and V DS = 1 V. The ON-state resistance was sampled at the end of 0.1 s to calculate the dynamic R ON . The switching time was set to be 20 µs by Agilent High Voltage / High Current Switch component. As results shown in Fig. 6 , the two samples exhibited similar dynamic R ON when the OFF-state drain bias stress (V stress ) was below 120 V; however, they started to show large difference when the V stress exceeded 120 V. The dynamic R ON increased only 1.34 times at the V stress of 400 V for the LPCVD-SiN x MIS-HEMT device, 1138 VOLUME 6, 2018 suggesting that the high quality of gate dielectric and passivation layer can effectively suppress the current collapse. The three-terminal OFF-state breakdown characteristics of the fabricated InAlGaN/GaN MIS-HEMTs are shown in Fig. 7 . It can be observed that the breakdown voltage (BV) improved and the leakage current was lower for the device with LPCVD-SiN x film compared to the device with PECVD-SiN x film. For the LPCVD-SiN x MISHEMTs device, the BV of 850 V at a leakage current of 1 µA/mm was achieved, yielding a high figure of merit (FOM) = BV 2 /R ON,sp of 737 MW/cm 2 . In Fig. 8 , the specific ON-resistance versus breakdown voltage data of the PECVD-SiN x passivated and LPCVD-SiN x passivated MIS-HEMTs devices were plotted and benchmarked with other reported AlGaN/GaN MIS-HEMTs and InAlN/GaN MIS-HEMTs data. It can be clearly observed that the fabricated LPCVD-SiN x /InAlGaN/GaN MIS-HEMTs with L GD = 15 µm exhibited much better performances than other reported GaN MIS-HEMT devices.
The microstructure of the LPCVD-SiN x /InAlGaN/GaN MIS-HEMT is characterized with high-resolution transmission electron microscopy (TEM). The high-angle annular dark-field scanning transmission electron microscopy (HAADF-STEM) image in Fig. 9(a) shows the cross section of LPCVD-SiN x /InAlGaN/GaN MIS-HEMTs in the gate region. From this micrograph, we can confirm that the thickness of LPCVD-SiN x , InAlGaN barrier layer, and AlN spacer were 20 nm, 4 nm, and 1 nm, respectively. Fig. 9(b) shows the TEM micrograph of the LPCVD-SiN x /InAlGaN/GaN stack, and a sharp interface between the LPCVD-SiN x and InAlGaN barrier layer has been obtained. In addition, the continuous crystalline structure maintains well-ordered VOLUME 6, 2018 VOLUME 6, 1139 without obvious defects at the LPCVD-SiN x /InAlGaN interface, indicating LPCVD-SiN x passivates the dangling bonds on InAlGaN surface [26] . The energy dispersive x-ray spectroscopy (EDX) line scan was performed across the LPCVD-SiN x /InAlGaN/GaN interface, as shown in Fig. 9(c) .
The composition of oxygen-contaminated at the LPCVDSiN x /InAlGaN interface is revealed to be less than 5%, indicating the InAlGaN surface was effectively protected by LPCVD-SiN x during the critical processes such as ohmic contact annealing [14] .
IV. CONCLUSION
The 
